Computer Science Thesis Proposal

Friday, August 5, 2016 - 2:00pm to 3:00pm


Traffic21 Classroom 6501 Gates & Hillman Centers


YIXIN LUO, Ph.D. Student

Raw bit errors are common in NAND flash memory and will increase in the future. These errors reduce flash reliability and limit the lifetime of a flash memory device. This proposal aims to improve flash reliability with a multitude of low-cost architectural techniques. Our thesis statement is: NAND flash memory reliability can be improved at low cost and with low performance overhead by deploying various architectural techniques that are aware of higher-level application behavior and underlying flash device characteristics. Our proposed approach is to understand flash error characteristics and workload behavior through characterization, and to design smart flash controller algorithms that utilize this understanding to improve flash reliability. We propose to investigate four directions through this approach. (1) Our preliminary work proposes a new technique that improves flash reliability by 12.9 times by managing flash retention differently for write-hot data and write-cold data. (2) We propose to characterize and model flash errors on new flash chips. (3) We propose to develop a technique to construct a flash error model online and improve flash lifetime by exploiting our online model. (4) We propose to understand and develop new techniques that utilize flash self-healing effect. We hope that these four directions will allow us to achieve higher flash reliability at low cost. Thesis Committee: Onur Mutlu (Chair) Phillip B. Gibbons James C. Hoe Yu Cai, SK Hynix Erich F. Haratsch (Seagate Technology) Copy of Thesis Summary

For More Information, Contact:


Thesis Proposal